

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

Applicants: NISHIHARA et al.

Serial No.: Rule 53(b) of 09/380,735

Filed: November 26, 2003

For: METHOD OF FABRICATING SEMICONDUCTOR INTEGRATED  
CIRCUIT DEVICE

Art Unit: Unassigned (2811 previously in parent application)

Examiner: Unassigned (D. Kang previously in parent application)

**INFORMATION DISCLOSURE STATEMENT**  
**UNDER 37 CFR §1.97 AND §1.98**

Mail Stop Patent Application  
Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

November 26, 2003

Sir:

Pursuant to Applicants' duty of disclosure, enclosed please find a List, on a form substantially equivalent to Form PTO-1449, of documents cited in connection with a prior application of the above-identified application, Application No. 09/380,735, given a filing date in view of 35 USC §371 of February 4, 2000. The enclosed List also includes thereon the enclosed article by Takao, et al., from the 1997 Symposium on VLSI Technology Digest of Technical Papers.

Apart from the enclosed article by Takao, et al., all other documents on the enclosed List were either cited by the Examiner during prosecution of Application No. 09/380,735 or were cited by Applicants, on a proper form substantially equivalent to Form PTO-1449, in Application No. 09/380,735. Since Application


No. 09/380,735 is being relied upon in the above-identified application under 35 USC §120, copies of the listed documents, except for the aforementioned Takao, et al., article, are not enclosed.

This Information Disclosure Statement is being submitted concurrently with the filing of the above-identified application. Accordingly, requirements of 37 CFR §1.97(b) are satisfied.

In view of the foregoing, it is respectfully submitted that all applicable requirements of 37 CFR §1.97 and §1.98 have been satisfied, in connection with each of the documents on the enclosed List. Accordingly, consideration of the listed documents, upon examination of the above-identified application, is respectfully requested.

Please charge any shortage in the fees due in connection with the filing of this paper, including extension of time fees and excess claim fees, to Deposit Account No. 01-2135 (referencing case No. 501.37436CV2) and please credit any excess fees to such deposit account.

Respectfully submitted,



Alan E. Schiavelli  
Registration No. 32,087  
ANTONELLI, TERRY, STOUT & KRAUS, LLP

WIS/pay  
(703) 312-6600

<b>Form PTO-1449</b>	<b>U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE</b>	<b>ATTY. DKT. NO.</b>  501.37436VC2	<b>APPLICATION NO.</b> TBD
<b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b>  (Use several sheets if necessary)		<b>APPLICANT</b> Nishihara, et al.	
		<b>FILING DATE</b> November 26, 2003	<b>EXPECTED GROUP</b> 2811

**U.S. PATENT DOCUMENTS**

Examiner Initial	Document Number	Date	Name	Class	Subclass	Filing Date
AA	5,691,225	11/25/1997	Abiko			
AB	5,652,176	7/29/1997	Maniar, et al.			
AC	5,736,461	4/7/1998	Berti, et al.			
AD	5,316,977	5/31/1994	Kunishima, et al.			
AE	5,576,579	11/19/1996	Agnello, et al.			

**FOREIGN PATENT DOCUMENTS**

Examiner Initial	Document Number	Date	Country	Class	Subclass	Translation	
						Yes	No
AE							
AF							
AG							

**OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)**

AH	Chinese Office Action dated December 27, 2002, for corresponding Application No. 97182025.2 with English Translation
AI	Patent Abstracts of Japan, for Publication No. 07003486A, published January 6, 1995
<b>Examiner</b>  <b>Date Considered</b>	

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>1</sup>Applicant's unique citation designation number (optional). <sup>2</sup>See Kinds Codes of USPTO Patent Documents at [www.uspto.gov](http://www.uspto.gov) or MPEP 901.04. <sup>3</sup>Enter Office that issued the document, by the two-letter code (WIPO Standard St.3). <sup>4</sup>For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. <sup>5</sup>Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. <sup>6</sup>Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC

**FORM PTO-1449** U.S. Department of Commerce  
(Rev. 4/92) Patent and Trademark Office

**INFORMATION DISCLOSURE  
STATEMENT BY APPLICANT**

(Use several sheets if necessary)

ATTY. DOCKET NO.

**501.37436CV2**

APPLICATION NO.

**TBD**

APPLICANT

**S. NISHIHARA, et al.**

FILING DATE

**November 26, 2003**

EXPECTED GROUP

**2811**

**U.S. PATENT DOCUMENTS**

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
	<b>5,998,284</b>	<b>12/07/1999</b>	<b>Azuma</b>			
	<b>6,018,185</b>	<b>01/25/2000</b>	<b>Mitani, et al.</b>			
	<b>6,124,189</b>	<b>09/26/2000</b>	<b>Watanabe, et al.</b>			

**FOREIGN PATENT DOCUMENTS**

	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	Translation/ ABSTRACT	
						YES	NO
	<b>6-192874</b>	<b>07/12/1994</b>	<b>Japan</b>			<b>X</b>	
	<b>6-192879</b>	<b>07/12/1994</b>	<b>Japan</b>			<b>X</b>	
	<b>6-204420</b>	<b>07/22/1994</b>	<b>Japan</b>			<b>X</b>	
	<b>7-78788</b>	<b>3/20/1995</b>	<b>Japan</b>			<b>X</b>	
	<b>8-167661</b>	<b>6/25/1996</b>	<b>Japan</b>				<b>X</b>
	<b>8-279509</b>	<b>10/22/1996</b>	<b>Japan</b>				<b>X</b>
	<b>9-69497</b>	<b>03/11/1997</b>	<b>Japan</b>				<b>X</b>
	<b>9-82810</b>	<b>03/28/1997</b>	<b>Japan</b>			<b>X</b>	

**OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)**

	<b>W.T. Lynch, et al., Self-Aligned Contact Schemes For Source-Drains In Submicron Devices, 1987, pps. 354-357, IEEE</b>
	<b>Shyam P. Muraka, Self-aligned silicides or metals for very large scale integrated circuit applications, Nov/Dec 1986, pps. 1325-1331, J. Vac. Sci. Technol. B 4 (6)</b>
	<b>Eiji Nagasawa, et al., Mo- and Ti-Silicided Low-Resistance Shallow Junctions Formed Using the Ion Implantation Through Metal Technique, March 1987, IEEE Transactions On Electron Devices, Vol. Ed-34, No. 3</b>

EXAMINER

DATE CONSIDERED

**EXAMINER:** Initial if citation is considered, draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

(Form PTO-1449 [6-4])

**FORM PTO-1449** U.S. Department of Commerce  
(Rev. 4/92) Patent and Trademark Office

**INFORMATION DISCLOSURE  
STATEMENT BY APPLICANT**

(Use several sheets if necessary)

ATTY. DOCKET NO.

**501.37436CV2**

APPLICATION NO.

**TBD**

APPLICANT

**S. NISHIHARA, et al.**

FILING DATE

**November 26, 2003**

EXPECTED GROUP

**2811**

**U.S. PATENT DOCUMENTS**

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
	<b>4,821,085</b>	<b>4/11/1989</b>	<b>Haken, et al.</b>			
	<b>5,635,426</b>	<b>6/3/1997</b>	<b>Hayashi, et al.</b>			
	<b>5,742,090</b>	<b>4/4/1996</b>	<b>Stolmeijer, et al.</b>			
	<b>5,780,362</b>	<b>7/14/1998</b>	<b>Wang, et al.</b>			

**FOREIGN PATENT DOCUMENTS**

	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	Translation/ ABSTRACT	
						YES	NO
	<b>9-293790</b>	<b>11/11/1997</b>	<b>Japan</b>			<b>X</b>	
	<b>9-312391</b>	<b>12/02/1997</b>	<b>Japan</b>				<b>X</b>
	<b>9-320990</b>	<b>12/12/1997</b>	<b>Japan</b>				<b>X</b>
	<b>10-74846</b>	<b>03/17/1998</b>	<b>Japan</b>				<b>X</b>
	<b>10-163485</b>	<b>06/19/1998</b>	<b>Japan</b>			<b>X</b>	
	<b>10-294462</b>	<b>11/04/1998</b>	<b>Japan</b>				<b>X</b>
	<b>7-3486</b>	<b>01/6/1995</b>	<b>Japan</b>				

**OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)**

	<b>J.M. Poate, Silicide Formation, Thin Films - Interdiffusion and Reactions, pps. 359-405</b>
	<b>Thomas E. Tang, et al., Titanium Nitride Local Interconnect Technology for VLSI, March 1987, pps. 682-688, Electron Devices, Vol. Ed-34, No. 3</b>
	<b>R.D.J. Verhaar, et al., Self-aligned CoSi<sub>2</sub> in a Submicron CMOS Process, pps. 229-232</b>
	<b>Takao, et al., "A 4-um<sup>2</sup> Full-CMOS SRAM Cell Technology for 0.2-um High-Performance Logic LSIs", 1997 Symposium on VLSI Technology Digest of Technical Papers, pages 11 and 12</b>

EXAMINER

DATE CONSIDERED

EXAMINER: Initial if citation is considered, draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

**FORM PTO-1449** U.S. Department of Commerce  
(Rev. 4/92) Patent and Trademark Office

**INFORMATION DISCLOSURE  
STATEMENT BY APPLICANT**

(Use several sheets if necessary)

ATTY. DOCKET NO.

**501.37436CV2**

APPLICATION NO.

**TBD**

APPLICANT

**S. NISHIHARA, et al.**

FILING DATE

**November 26, 2003**

EXPECTED GROUP

**2811**

**U.S. PATENT DOCUMENTS**

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
	<b>5,047,367</b>	<b>09/10/1991</b>	<b>Wei, et al.</b>			
	<b>5,268,590</b>	<b>12/7/1993</b>	<b>Priester, et al.</b>			
	<b>5,316,977</b>	<b>05/31/1994</b>	<b>Kunishima, et al.</b>			
	<b>5,635,426</b>	<b>06/03/1997</b>	<b>Hayashi, et al.</b>			
	<b>5,721,175</b>	<b>02/24/1998</b>	<b>Kunishima, et al.</b>			
	<b>5,780,361</b>	<b>07/14/1998</b>	<b>Inoue</b>			
	<b>5,843,841</b>	<b>12/01/1998</b>	<b>Izawa, et al.</b>			
	<b>5,850,096</b>	<b>12/15/1998</b>	<b>Izawa, et al.</b>			

**FOREIGN PATENT DOCUMENTS**

	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	Translation/ ABSTRACT	
						YES	NO
	<b>5-90293</b>	<b>04/09/1993</b>	<b>Japan</b>			<b>X</b>	
	<b>5-182982</b>	<b>7/23/1993</b>	<b>Japan</b>				<b>X</b>
	<b>5-102078</b>	<b>4/23/1993</b>	<b>Japan</b>				<b>X</b>
	<b>5-343632</b>	<b>12/24/1993</b>	<b>Japan</b>				<b>X</b>
	<b>6-192874</b>	<b>7/12/1994</b>	<b>Japan</b>			<b>X</b>	

**OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)**

	<b>D.L. Kwong, et al., silicided shallow junction formation by ion implantation of impurity ions into silicide layers and subsequent drive-in, 1 June 1997, pps. 5084-5088, J. Appl. Phys. 61 (11)</b>
	<b>R. Liu, et al., Formation of Shallow p<sup>+</sup>/n AND n<sup>+</sup>/p Junctions with CoSi<sub>2</sub>, pps. 446-462</b>
	<b>Chih-Yuan Lu, et al., A Folded Extended Window MOSFET for ULSI Applications, August 1988, pps. 388-390, IEEE Electron Device Letters, Vol. 9, No. 8</b>

EXAMINER

DATE CONSIDERED

EXAMINER: Initial if citation is considered, draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.